

D.K. To Enter
12/3/24
TNT
AMENDMENTS TO THE CLAIMS

This listing of the claims will replace all prior versions, and listing, of claims in the application:

LISTING OF CLAIMS

1-26. (Cancelled)

¹
~~27.~~ (Previously Presented) A memory device comprising:

at least one synchronously controlled global element; and

a plurality of self-timed local elements, wherein at least one of said self-timed local elements interfaces with said synchronous controlled global element.

²
~~28.~~ (Previously presented) The memory device of Claim ¹~~27~~, wherein said at least one synchronously controlled global element includes a global predecoder.

³
~~29.~~ (Previously presented) The memory device of Claim ¹~~27~~, wherein said at least one synchronously controlled global element comprises at least one global decoder.

⁴
~~30.~~ (Previously presented) The memory device of Claim ¹~~27~~, wherein said at least one synchronously controlled global element comprises at least one global controller.

⁵
~~31.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said at least one synchronously controlled global element comprises at least one global sense amplifier.

⁶
~~32.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said plurality of self-timed local elements comprises a plurality of memory cells forming at least one cell array.

⁷
~~33.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said plurality of self-timed local elements comprises at least one local decoder.

⁸
~~34.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said plurality of self-timed local elements comprises at least one local sense amplifier.

⁹
~~35.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said plurality of self-timed local elements comprises at least one cluster.

¹⁰
~~36.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said plurality of self-timed local elements comprises at least one block.

¹¹
~~37.~~ (Previously Presented) The memory device of Claim ~~27~~¹, wherein said block comprises at least one sub-block.

¹²
~~38.~~ (Previously Presented) The memory device of Claim ¹~~27~~, wherein said plurality of self-timed local elements comprise:

- a plurality of memory cells forming at least one cell array;
- at least one local decoder interfacing with said at least one cell array;
- at least one local sense amplifier interfacing with said local decoder and said cell array and adapted to precharge and equalize at least one line coupled thereto; and
- at least one local controller interfacing with and coordinating at least said local decoder and sense amplifier.

¹³
~~39.~~ (Previously Presented) The memory device of Claim ¹²~~38~~, wherein said plurality of self-timed local elements further comprise at least one cluster.

¹⁴
~~40.~~ (Previously Presented) The memory device of Claim ¹~~27~~ comprising a plurality of synchronous controlled global elements.

¹⁵
~~41.~~ (Previously Presented) The memory device of Claim ¹⁴~~40~~, wherein at least two of said self-timed local elements interface with at least two different synchronous controlled global elements.

¹⁸
~~42.~~ (Currently Amended) A synchronous self-timed memory structure comprising:

- a plurality of memory cells forming at least one cell array;
- at least one self-timed local decoder interfacing with said at least one cell array;

at least one self-timed local sense amplifier interfacing with at least said one self-timed ~~controlled~~ local decoder and said cell array and adapted to precharge and equalize at least one line coupled thereto; and

at least one self-timed local controller interfacing with and coordinating said self-timed local decoder and said self-timed sense amplifier.

¹⁹
~~43.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~, further including at least one line replicating a global bit line interfacing with said self-timed local controller.

²⁰
~~44.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~, wherein said self-timed local sense amplifier is adapted to multiplex at least two sense amplifiers.

²¹
~~45.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~, wherein said self-timed local sense amplifier is adapted to multiplex four sense amplifiers to a multiplexed line coupled to said self-timed local sense amplifier.

²⁶
~~46.~~ (Previously Presented) A synchronous controlled hierarchical memory structure that comprises a logical portion of a larger memory device, the hierarchical memory structure comprising:

a plurality of memory cells forming at least one cell array;

at least one self-timed local decoder interfacing with said at least one cell array;

at least one self-timed local sense amplifier interfacing with said at least one self-timed local decoder and said at least one cell array and adapted to precharge and equalize at least one line coupled thereto; and

at least one self-timed local controller interfacing with and coordinating said at least one self-timed local decoder and said at least one self-timed local sense amplifier.

³¹
~~47~~. (Previously Presented) A method of performing a read operation using a synchronous controlled memory device containing at least one logical memory subsystem, the method comprising:

selecting at least one cell array;

selecting at least one sub-block in the logical memory subsystem;

isolating at least one self-timed local sense amplifier;

activating a local wordline;

discharging at least one bitline in at least one bitline pair;

developing a differential voltage across said bitline pair;

stopping said discharge; and

equalizing and precharging said bitline pair.

³²
³¹
~~48~~. (Previously Presented) The method of Claim ~~47~~, further comprising activating at least one mux line to select said cell array.

49.-50. (Cancelled)

³⁵
~~51.~~ (Previously Presented) A method of performing a write operation using a memory device containing at least one logical memory subsystem, the method comprising:

a global controller receiving data transmitted on at least one write bank line;
transmitting a high signal on a local word line; and
selecting at least one memory cell.

⁴⁴
~~52.~~ (Previously Presented) A method of performing a write operation using a memory device containing at least one logical memory subsystem, the method comprising:

a global sense amp receiving data transmitted on at least one write bank line;
transmitting a high signal on a local word line; and
selecting at least one memory cell.

53. (Previously Presented) A method of performing a write operation using a memory device containing at least one logical memory subsystem, the method comprising:

receiving data transmitted on at least one write bank line;
transmitting a high signal on a local word line; and

selecting at least one memory cell, wherein data to be written in said selected memory cell is put onto a global bit line synchronously with said at least one local write bank line.

³⁶
~~54.~~ (Previously Presented) The method of Claim ³⁵~~51~~ wherein data to be written in said selected memory cell is put onto a global bit line synchronously with said at least one local write bank line.

³⁷
~~55.~~ (Previously Presented) The method of Claim ³⁵~~51~~ comprising requesting the write operation.

³⁸
~~56.~~ (Previously Presented) The method of Claim ³⁵~~51~~ comprising preparing for a next access.

³⁹
~~57.~~ (Previously Presented) The method of Claim ³⁸~~56~~ wherein preparing for said next access comprises precharging at least one bit line.

⁴⁰
~~58.~~ (Previously Presented) The method of Claim ³⁵~~51~~ wherein said memory cell comprises at least one SRAM memory cell.

⁴¹
~~59.~~ (Previously Presented) The method of Claim ³⁵~~51~~ wherein said memory cell comprises at least one DRAM memory cell.

⁴²
~~60.~~ (Previously Presented) The method of Claim ³⁵~~51~~ wherein said memory cell comprises at least one ROM memory cell.

⁴³
~~61.~~ (Previously Presented) The method of Claim ³⁵~~51~~ wherein said memory cell comprises at least one PLA memory cell.

⁴⁵
~~62.~~ (Previously Presented) The method of Claim ⁴⁴~~52~~ wherein data to be written in said selected memory cell is put onto a global bit line synchronously with said at least one local write bank line.

⁴⁶
~~63.~~ (Previously Presented) The method of Claim ⁴⁴~~52~~ comprising requesting the write operation.

⁴⁷
~~64.~~ (Previously Presented) The method of Claim ⁴⁴~~52~~ comprising preparing for a next access.

⁴⁸
~~65.~~ (Previously Presented) The method of Claim ⁴⁷~~64~~ wherein preparing for said next access comprises precharging at least one bit line.

⁴⁹
~~66.~~ (Previously Presented) The method of Claim ⁴⁵~~52~~ wherein said memory cell comprises at least one SRAM memory cell.

⁵⁰
~~67.~~ (Previously Presented) The method of Claim ⁴⁴~~52~~ wherein said memory cell comprises at least one DRAM memory cell.

⁵¹
~~68.~~ (Previously Presented) The method of Claim ⁴⁴~~52~~ wherein said memory cell comprises at least one ROM memory cell.

⁵²
~~69.~~ (Previously Presented) The method of Claim ⁴⁴~~52~~ wherein said memory cell comprises at least one PLA memory cell.

⁵³
~~70.~~ (Previously Presented) The method of Claim ~~53~~ comprising requesting the write operation.

⁵⁵
~~71.~~ (Previously Presented) The method of Claim ~~53~~ comprising preparing for a next access.

⁵⁶
~~72.~~ (Previously Presented) The method of Claim ⁵⁵~~71~~ wherein preparing for said next access comprises precharging at least one bit line.

⁵⁷
~~73.~~ (Previously Presented) The method of Claim ~~53~~ wherein said memory cell comprises at least one SRAM memory cell.

⁵⁸
~~74.~~ (Previously Presented) The method of Claim 53 wherein said memory cell comprises at least one DRAM memory cell.

⁵⁹
~~75.~~ (Previously Presented) The method of Claim 53 wherein said memory cell comprises at least one ROM memory cell.

⁶⁰
~~76.~~ (Previously Presented) The method of Claim 53 wherein said memory cell comprises at least one PLA memory cell.

⁶¹
~~77.~~ (Previously Presented) The method of Claim 53 comprising pulling down said at least one local write bank line at the same time as said global bit line.

⁶²
~~78.~~ (Previously Presented) The method of Claim ⁶¹~~77~~ comprising pulling down said at least one local write bank line at a faster rate than said global bit line.

¹⁶
~~79.~~ (Previously Presented) The memory device of Claim ¹~~27~~ wherein the memory device comprises an SRAM memory device.

¹⁷
~~80.~~ (Previously Presented) The memory device of Claim ¹~~27~~ wherein the memory device comprises a DRAM memory device.

²²
~~81.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~ wherein said plurality of memory cells comprise at least one SRAM memory cell.

²³
~~82.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~ wherein said plurality of memory cells comprise at least one DRAM memory cell.

²⁴
~~83.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~ wherein said plurality of memory cells comprise at least one ROM memory cell.

²⁵
~~84.~~ (Previously Presented) The memory structure of Claim ¹⁸~~42~~ wherein said plurality of memory cells comprise at least one PLA memory cell.

²⁷
~~85.~~ (Previously Presented) The memory structure of Claim ~~46~~²⁶ wherein said plurality of memory cells comprise at least one SRAM memory cell.

²⁸
~~86.~~ (Previously Presented) The memory structure of Claim ~~46~~²⁶ wherein said plurality of memory cells comprise at least one DRAM memory cell.

²⁹
~~87.~~ (Previously Presented) The memory structure of Claim ~~46~~²⁶ wherein said plurality of memory cells comprise at least one ROM memory cell.

³⁰
~~88.~~ (Previously Presented) The memory structure of Claim ~~46~~²⁶ wherein said plurality of memory cells comprise at least one PLA memory cell.

³³
~~89.~~ (Previously Presented) The method of Claim ~~47~~³¹ wherein the memory device comprises a SRAM memory device.

³⁴
~~90.~~ (Previously Presented) The method of Claim ~~47~~³¹ wherein the memory device comprises a DRAM memory device.